


FIG. 1





**FIG. 2**

FIG. 3





**FIG. 4**

FIG. 5



6/12

**FIG. 6**





FIG. 7



8/12

**FIG. 8**







FIG. 9



10/12

## FIG. 10

TRUTH TABLE OF LATCH CIRCUIT

INPUT		OUTPUT
DATA	RESET	
L	L	L
H	L	H
L	H	H
H	H	H


**FIG. 11**

FIG. 12

